LISTING OF CLAIMS

1. (original) A primary processor for a computer system, said primary processor comprising:

- a) a main bus;
- b) a first processor unit connected to said main bus, said first processor unit having
 - i) a central processor unit;
 - ii) a first vector processor unit for performing first matrix calculations, said first vector processor unit connected to said central processor unit to enable said first vector processor unit to operate as a coprocessor for said central processor unit;
- c) a second vector processor unit for performing second matrix calculations, said second vector processor unit connected to said main bus;
- d) a graphics processor interface for arbitrating whether to transmit from said primary processor calculation results from said first processor unit or from said second vector processor unit, said graphics processor interface connected to said main bus and directly to said second vector processor unit.
- 2. (original) The primary processor of claim 1, wherein said first matrix calculations comprise calculations for complex modeling of objects for graphical display.
- 3. (original) The primary processor of claim 2, wherein said second matrix calculations comprise calculations for simple geometrical transformations of objects for graphical display.
- 4. (original) The primary processor of claim 1, wherein said primary processor is implemented as an integrated circuit on a single substrate.
- 5. (original) The primary processor of claim 1, wherein said first vector processor unit has at least four floating point processor pipelines.

Application No.: 09/502,671

Docket No.: SCEI 3.0-004

ABZ

- 6. (original) The primary processor of claim 5, wherein said second vector processor unit has at least four floating point processor pipelines.
- 7. (original) The primary processor of claim 1, wherein said main bus is at least 128-bits wide.
- 8. (original) The primary processor of claim 7, wherein said central processor unit has an internal bus which is at least 128-bits wide.
- 9. (original) The primary processor of claim 1, further comprising an image processing unit for decompressing high-resolution texture data from a compressed state.
- 10. (original) The primary processor of claim 9, wherein said high-resolution texture data is encoded in the MPEG2 format.
- 11. (original) The primary processor of claim 1, wherein said first vector processor unit includes a first vector interface for decompressing packed data.
- 12. (original) The primary processor of clam 11, wherein said second vector processor unit includes a second vector interface for decompressing packed data.
- 13. (original) The primary processor of claim 1, wherein said central processor unit includes a scratchpad memory, said scratchpad memory comprising SRAM and acting as a double buffer between said central processor unit and said main bus.
- 14. (original) A primary processor for a computer system, said primary processor comprising:
 - a) a main b/us;
 - b) a copro¢essor bus;
 - c) an interface bus;
 - d) a central processor unit connected to said main bus and to said coprocessor bus;
 - e) a first vector processor unit for performing first matrix calculations, said first vector processor being

Asp

connected to said main bus and directly to said central processing unit through said coprocessor bus to enable said first vector processor unit to operate as a coprocessor for said central processor unit;

- f) a second vector processor unit for performing second matrix calculations, said second vector processor unit connected to said main bus and said interface bus;
- g) a graphics processor interface for arbitrating whether to transmit from said primary processor calculation results from said first vector processor unit and said central processor unit, or from said second vector processor unit, said graphics processor interface connected to said main bus and directly to said second vector processor unit through said interface bus.
- 15. (currently amended) The primary processor of claim 14, wherein said first matrix calculations compriseing calculations for complex modeling of objects for graphical display.
- 16. (currently amended) The primary processor of claim 15, wherein said second matrix calculations compriseing calculations for simple geometrical transformations of objects for graphical display.
- 17. (original) The primary processor of claim 14, wherein said primary processor is implemented as an integrated circuit on a single substrate.
- 18. (original) The primary processor of claim 14, wherein said first vector processor unit has at least four floating point processor pipelines.
- 19. (original) The primary processor of claim 18, wherein said second vector processor unit has at least four floating point processor pipelines.
- 20. (original) The primary processor of claim 14, wherein said main bus is at least 128-bits wide.



21. (original) The primary processor of claim 20, wherein said central processor unit has an internal bus which is at least 128-bits wide.

- 22. (original) The primary processor of claim 14, further comprising an image processing unit for decompressing high-resolution texture data from a compressed state.
- 23. (original) The primary prodessor of claim 22, wherein said high-resolution texture data is encoded in the MPEG2 format.
- 24. (original) The primary processor of claim 14, wherein said first vector processor unit includes a first vector interface for decompressing packed data.
- 25. (original) The primary processor of clam 24, wherein said second vector processor unit includes a second vector interface for decompressing packed data.
- 26. (original) The primary processor of claim 14, wherein said central processor unit includes a scratchpad memory, said scratchpad memory comprising SRAM and acting as a double buffer between said central processing unit and said main bus.
- 27. (currently amended) A computer system comprising:
 - a) a primary processor as in claim 1;
 - b) a graphics processor, implemented as an integrated circuit on a single substrate, for rendering three dimensional objects, said graphics processor, comprising
 - i) a graphics rendering engine;
 - ii) a local memory
 - iii) a mode register for storing first data indicating when said graphics/rendering engine is in a first mode receipt by said corresponding to the graphics rendering engine of data calculated by said vector processor unit and said central processor unit, for storing second data indicating when said mode graphics rendering engine is in second a

AST BY corresponding to the receipt by said graphics rendering engine of data calculated by said second vector processor unit;

- a plurality of pairs of environmental registers, ϕ f environmental pairs registers each said comprising a first register and a second register, first registers storing data of said said/ graphics rendering engine determining how processes data when $m{ec{\gamma}}$ aid mode register stores said first data indicating said first mode, and each of said second registers storing data for determining how said graphics rendering engine processes data when said mode register stores said second data indicating said second mode; and
- c) a graphics transfer bus connecting said graphics processor and said primary processor.
- 28. (original) A computer system comprising:
 - a) a primary processor as in claim 14;
 - b) a graphics processor for rendering three dimensional objects; and
 - c) a graphics transfer bus connecting said graphics processor and said primary processor.
- 29. (currently amended) The computer system of claim 28, wherein said graphics processor is implemented as an integrated circuit on a single substrate, and includes:
 - a) a graphics rendering engine, comprising:
 - a mode fegister for storing first data indicating i) when said graphics rendering engine is in a first mode by said graphics corresponding to the receipt rendering engine of data calculated by said first vector processor unit and said central processor unit, for storing second data indicating when graphics rendering is in a second mode engine

corresponding to the receipt by said graphics rendering engine of data calculated by said second vector processor unit;

- a plurality of pair f of environmental registers, of environmental registers of said pairs / each comprising a first redister and a second register, first / registers storing data said each said graphics rendering determining how processes data when $ot\! s$ aid mode register indicates said first mode, and each of said second registers storing data for determining how said graphics rendering engine processes data when said mode register indicates said second mode; and-
- b) a local memory.
- 30. (currently amended) A graphics processor implemented as an integrated circuit on a single substrate, said graphics processor comprising:
 - a) a graphics rendering engine, said graphics rendering engine comprising:
 - a mode redister for storing first data indicating when said graphics rendering engine is in a first mode corresponding / to the receipt by said rendering engine of data calculated by said a first vector processor unit and a central processor unit, for storing second data indicating when said rendering engine is in а second mode graphics receipt by said graphics corresponding to the rendering engine of data calculated by said a second vector processor unit;
 - ii) a plurality of pairs of environmental registers, each of said pairs of environmental registers comprising a first register and a second register, each of said first registers storing data for



determining how said graphics rendering engine processes data when said mode register stores said first data indicating said first mode, and each of said second registers storing data for determining how said graphics rendering engine processes data when said mode register stores said second data indicating said second mode; and

- b) a local memory.
- 31. (original) The graphics processor of claim 30, wherein said graphics rendering engine includes logic circuitry for implementing alpha blending.
- 32. (currently amended) The graphics processor of claim 30, wherein said graphics rendering engine includes the logic circuitry for implementing fogging.
- 33. (original) The graphics processor of claim 30, wherein said graphics rendering engine includes logic circuitry for a depth test to implement Z-buffering.
- 34. (original) The graphics processor of claim 30, wherein said graphics rendering engine includes logic circuitry for implementing a destination alpha test.
- 35. (original) The graphics processor of claim 30, wherein said graphics rendering engine includes logic circuitry for implementing an alpha test.
- 36. (original) The graphics processor of claim 30, wherein said local memory includes a frame buffer, a texture buffer, and a z-buffer.
- 37. (currently amended) The graphics processor of <u>claim</u> 36, wherein said graphics rendering engine includes logic circuitry for filling said frame buffer with a rectangle of at least 16 pixels per clock cycle, <u>and</u> wherein said rectangle can be initiated at a different column for each row of a single polygon being rendered.



38. (currently amended) The graphics processor of <u>claim</u> 36, wherein said graphics rendering engine includes logic circuitry for implementing a moving stamp in writing to said frame buffer.

- 39. (original) A method of performing graphics calculations comprising the steps of:
 - a) performing first calculations using a first processor, wherein said first calculations comprise calculations for complex modeling of objects for graphical display;
 - b) simultaneously performing second calculations using a second processor, wherein said second calculations comprise calculations for simple geometrical transformations of objects for graphical display.
- 40. (original) The method of claim 39, further comprising the step of arbitrating whether said first calculations or said second calculations are transmitted to a graphics processor at any given time.
- 41. (canceled)
- 42. (currently amended) The method of claim 41, further comprising the step of A method of programming a graphics program comprising the steps of:
 - a) designating first calculations to be processed by a first processor, wherein said first calculations comprise calculations for complex modeling of objects for graphical display;
 - b) designating second calculations to be calculated by a second processor, wherein said second calculations comprise calculations for simple geometrical transformations of objects for graphical display; and
 - c) processing said first calculations and said second calculations simultaneously-; and

Application No.: 09/502,671

Docket No.: SCEI 3.0-004

Br

d) arbitrating whether said first calculations or said second calculations are transmitted to a graphics processor at any given time.

43. (canceled)